Santosh’s Website

Designing a Simulator for a Cache, Branch Predictor, and Out-of-Order Pipelined Superscalar

Here I describe some of the projects I worked on while taking a grad class on Microprocessor Architecture at my university.

Verifying an I2C Multiple Bus Controller using SystemVerilog

Implementing a Single-Layer CNN using Verilog